




Fig. 2


# Microprocessor with BTAC Write Queue





## BTAC Arrays













### BTAC Write Queue




- 144


Fig. 9

## BTAC Write Queue Operation





### Redundant Target Address Invalidation Operation



#### **Deadlock Resolution Apparatus**




Fig. 13

#### **Deadlock Resolution Apparatus Operation**

